Soft Error Immune RHBD-14T SRAM Cell for Space and Satellite Applications

نویسندگان

چکیده

Deep sub-micron memory devices play a crucial role in space electronic applications due to their susceptibility single-event upset and double-node types of soft errors. When charged particle from hit scaled circuit, the critical charge sensitive storage nodes drops, node happens across nodes. This paper describes error immune RHBD-14T SRAM cell (SEI-14T) for satellite applications. The SEI-14T consists two latch circuits coupled self-recovering, state-restoring feedback manner. In addition, mitigate single event (SEU) all portion double upset. By considering area separation approach, remaining pairs were recovered. To show relative performance SEI-14T, state-of-the-art other radiation-resistant cells, such as Quatro-10T, RHM-12T, RHD-12T, RSP-14T, RHPD-12T, RH-14T, EDP-12T, QCCS-12T are considered. Compared mentioned has superior write stability, greater read stability than cells. Furthermore, at 0.8 V supply voltage, minimizes 23%, 12.28% 20.82% access time, time static power consumption respectively compared existing Moreover, was 6.56x/ 3.4x/ 5.75x/ 2.54x/ 2.47x/ 1.81x/ 1.63x/ 1.44x times larger Quatro-10T/ RHM-12T/ RHD-12T/ RSP-14T/ RHPD-12T/ RH-14T/ EDP-12T/

برای دانلود باید عضویت طلایی داشته باشید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Bit-Error and Soft-Error Resilient 7T/14T SRAM with 150-nm FD-SOI Process

This paper presents measurement results of bit error rate (BER) and soft error rate (SER) improvement on 150-nm FD-SOI 7T/14T (7-transistor/14-transistor) SRAM test chips. The reliability of the 7T/14T SRAM can be dynamically changed by a control signal depending on an operating condition and application. The 14T dependable mode allocates one bit in a 14T cell and improves the BER in a read ope...

متن کامل

A Dependable SRAM with 7T/14T Memory Cells

This paper proposes a novel dependable SRAM with 7T/14T memory cells, and introduces a new concept, “quality of a bit (QoB)” for it. The proposed SRAM has three modes: a normal mode, highspeed mode, and dependable mode, and dynamically scales its reliability, power and speed by combining two memory cells for one-bit information (i.e. 14 T/bit). By carrying out Monte Carlo simulation in a 65-nm ...

متن کامل

A BICS Design to Detect Soft Error in CMOS SRAM

This paper presents a Built In Current Sensor (BICS) design to detect soft error under both standby and operating condition in Complementary Metal Oxide Semiconductor (CMOS) Static Random Access Memory (SRAM). BICS connected in each column of SRAM cell array detects various values of current signal generated by particle strike. The generated current value is then compared with the reference val...

متن کامل

Hamming Codes on SRAM Based FPGA for Space Applications

-This paper discuss about the method for designing error tolerant systems in SRAM-based FPGAs. SRAM-based FPGAs are preferred in mission based critical space applications. But due to high radiation on the sensitive part of the circuits which introduces errors called Single Event Upset (SEU).Sometimes these types of errors results the permanent malfunction of the entire system. Different error d...

متن کامل

Mitigating Soft Error Failures for Multimedia Applications

With advances in process technology, soft errors (SE) are becoming an increasingly critical design concern. Due to their large area and high density, caches are worst hit by soft errors. Although Error Correction Code based mechanisms protect the data in caches, they have high performance and power overheads. Since multimedia applications are increasingly being used in mission-critical embedded...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Access

سال: 2023

ISSN: ['2169-3536']

DOI: https://doi.org/10.1109/access.2023.3310570